
# INTEGRATED CIRCUITS



Product specification Supersedes data of 1996 Aug 28 IC23 Data Handbook

1998 Feb 13



PHILIPS

### 74ALVT16841

#### FEATURES

- High speed parallel latches
- 5V I/O Compatible
- Live insertion/extraction permitted
- Extra data width for wide address/data paths or buses carrying parity
- Power-up 3-State
- Power-up reset
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

#### DESCRIPTION

The 74ALVT16841 Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. It is designed for  $\rm V_{CC}$  operation at 2.5V or 3.3V with I/O compatibility to 5V.

The 74ALVT16841 consists of two sets of ten D-type latches with 3-State outputs. The flip-flops appear transparent to the data when Latch Enable (nLE) is High. This allows asynchronous operation, as the output transition follows the data in transition. On the nLE High-to-Low transition, the data that meets the setup and hold time is latched.

Data appears on the bus when the Output Enable ( $n\overline{OE}$ ) is Low. When  $n\overline{OE}$  is High the output is in the High-impedance state.

#### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	TYPI	LINUT	
STMBOL		T <sub>amb</sub> = 25°C	2.5V	3.3V	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	$C_L = 50 pF$	1.8 2.1	1.5 1.7	ns
C <sub>IN</sub>	Input capacitance DIR, OE	$V_I = 0V \text{ or } V_{CC}$	3	3	pF
C <sub>Out</sub>	Output pin capacitance	$V_{I/O} = 0V \text{ or } V_{CC}$	9	9	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled	40	70	μΑ

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74ALVT16841 DL	AV16841 DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ALVT16841 DGG	AV16841 DGG	SOT364-1

### 74ALVT16841

LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)

_1	EN2		
_56	C1		
_28	EN4		
_29	C3		
, i	<u> </u>		
55	1D	2 ∇	2
54			3
52			5
_51			6
49			8
48		$\neg$	9
47			10
45		-	12
44			13
43		_	14
42	3D	4 ∇	15
41	30	4 V	16
40			17
		_	19
37		_	20
36			20
34			23
			24_
31			26
30			27
			SA00077

#### **PIN CONFIGURATION**

	_	-     —		
1 <del>0E</del>	1	$\bigcirc$	56	1LE
1Q0	2		55	1D0
1Q1	3		54	1D1
GND	4		53	GND
1Q2	5		52	1D2
1Q3	6		51	1D3
VCC	7		50	VCC
1Q4	8		49	1D4
1Q5	9		48	1D5
1Q6	10		47	1D6
GND	11		46	GND
1Q7	12		45	1D7
1Q8	13		44	1D8
1Q9	14		43	1D9
2Q0	15		42	2D0
2Q1	16		41	2D1
2Q2	17		40	2D2
GND	18		39	GND
2Q3	19		38	2D3
2Q4	20		37	2D4
2Q5	21		36	2D5
VCC	22		35	VCC
2Q6	23		34	2D6
2Q7	24		33	2D7
GND	25		32	GND
2Q8	26		31	2D8
2Q9	27		30	2D9
2 <del>0E</del>	28		29	2LE
			SA	00076

# 74ALVT16841

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1D0 – 1D9 2D0 – 2D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	1Q0 – 1Q9 2Q0 – 2Q9	Data outputs
1, 28	10E, 20E	Output enable inputs (active-Low)
56, 29	1LE, 2LE	Latch enable inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage

#### **FUNCTION TABLE**

l	INPUTS	6	OUTPUTS	OPERATING MODE			
nOE	nLE	nDx	nQ0 – nQ9				
L L	H H	L H	L H	Transparent			
L L	$\rightarrow \rightarrow$	l h	L H	Latched			
Н	Х	Х	Z	High impedance			
L	L	Х	NC	Hold			

Н =

High voltage level High voltage level one set-up time prior to the High-to-Low LE h = transition

=


Low voltage level Low voltage level one set-up time prior to the High-to-Low LE = transition

 $\downarrow = \text{High-to-Low LE transition}$ NC= No change

Т

L

X = Don't care Z = High impedance "off" state



### LOGIC DIAGRAM

### 74ALVT16841

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-1.2 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
	DC output current	Output in Low state	128	
IOUT		Output in High state	-64	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	2.5V RAN	GE LIMITS	3.3V RAN	UNIT	
STMBOL		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	2.3	2.7	3.0	3.6	V
VI	Input voltage	0	5.5	0	5.5	V
V <sub>IH</sub>	High-level input voltage	1.7		2.0		V
V <sub>IL</sub>	Input voltage		0.7		0.8	V
I <sub>OH</sub>	High-level output current		-8		-32	mA
lai	Low-level output current		8		32	mA
IOL	Low-level output current; current duty cycle $\leq$ 50%; f $\geq$ 1kHz		24		64	ША
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	-40	+85	°C

### 74ALVT16841

#### DC ELECTRICAL CHARACTERISTICS (3.3V ±0.3V RANGE)

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	TEST CONDITIONS		Temp = -40°C to +85°C		
			MIN	TYP <sup>1</sup>	MAX	1	
VIK	Input clamp voltage	$V_{CC} = 3.0V; I_{IK} = -18mA$			-0.85	-1.2	V
M		$V_{CC} = 3.0$ to 3.6V; $I_{OH} = -100\mu A$		V <sub>CC</sub> -0.2	V <sub>CC</sub>		v
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -32mA		2.0	2.3		ľ
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 100μA			0.07	0.2	
N (		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA			0.25	0.4	
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = 3.0V; I_{OL} = 32mA$			0.3	0.5	V
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA			0.4	0.55	1
V <sub>RST</sub>	Power-up output low voltage <sup>6</sup>	$V_{CC} = 3.6V$ ; $I_O = 1mA$ ; $V_I = V_{CC}$ or GND				0.55	V
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or } GND$	Control pins		0.1	±1	
1	Input lookage ourrept	$V_{CC} = 0 \text{ or } 3.6 \text{V}; \text{ V}_{\text{I}} = 5.5 \text{V}$			0.1	10	μA
łı	Input leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$	Data pins <sup>4</sup>		0.5	1	
		$V_{CC} = 3.6V; V_{I} = 0V$	Data pins		0.1	-5	
I <sub>OFF</sub>	Off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$			0.1	±100	μΑ
	Bus Hold current	$V_{CC} = 3V; V_I = 0.8V$		75	130		
I <sub>HOLD</sub>	Data inputs <sup>7</sup>	$V_{CC} = 3V; V_{I} = 2.0V$		-75	-140		μA
	Data inputs	$V_{CC} = 0V$ to 3.6V; $V_{CC} = 3.6V$		±500			1
$I_{\text{EX}}$	Current into an output in the High state when $V_O > V_{CC}$	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V			10	125	μA
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \leq$ 1.2V; $V_{O}$ = 0.5V to $V_{CC};$ $V_{I}$ = GND OE/OE = Don't care	) or V <sub>CC</sub>		1	±100	μΑ
I <sub>OZH</sub>	3-State output High current	$V_{CC}$ = 3.6V; $V_{O}$ = 3.0V; $V_{I}$ = $V_{IL}$ or $V_{IH}$			0.5	5	μA
I <sub>OZL</sub>	3-State output Low current	$V_{CC}$ = 3.6V; $V_{O}$ = 0.5V; $V_{I}$ = $V_{IL}$ or $V_{IH}$			0.5	-5	μA
I <sub>CCH</sub>		$V_{CC}$ = 3.6V; Outputs High, $V_{I}$ = GND or V	V <sub>CC</sub> , I <sub>O =</sub> 0		0.07	0.1	
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 3.6V; Outputs Low, $V_{I}$ = GND or V	/ <sub>CC</sub> , I <sub>O =</sub> 0		3.2	7	mA
I <sub>CCZ</sub>	1	$V_{CC} = 3.6V$ ; Outputs Disabled; $V_I = GND$	) or $V_{CC}$ , $I_{O} = 0^5$		0.07	0.1	1
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC} = 3V$ to 3.6V; One input at $V_{CC}$ -0.6° Other inputs at $V_{CC}$ or GND	V,		0.04	0.4	mA

NOTES:

All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
Unused pins at V<sub>CC</sub> or GND.

5. I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

7. This is the bus hold overdrive current required to force the input to the opposite logic state.

### 74ALVT16841

# $\begin{array}{l} \textbf{AC CHARACTERISTICS (3.3V \pm 0.3V RANGE)} \\ \textbf{GND} = 0 \text{V}; \ \textbf{t}_{R} = \textbf{t}_{F} = 2.5 \text{ns}; \ \textbf{C}_{L} = 50 \text{pF}; \ \textbf{R}_{L} = 500 \Omega; \ \textbf{T}_{amb} = -40^{\circ} \text{C} \ \text{to} \ +85^{\circ} \text{C}. \end{array}$

	PARAMETER					
SYMBOL		WAVEFORM	T <sub>ai</sub> V	UNIT		
			MIN	TYP	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	2	0.5 0.5	1.5 1.7	2.5 2.7	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nLE to nQx	1	1.0 1.5	2.1 3.4	3.2 5.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	4 5	1.0 0.5	2.3 1.3	3.6 2.3	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low level	4 5	1.5 1.5	3.2 2.8	4.9 4.3	ns

NOTE:

1. All typical values are at V\_{CC} = 3.3V and T\_{amb} = 25^{\circ}C.

#### AC SETUP REQUIREMENTS (3.3V $\pm$ 0.3V RANGE)

GND = 0V,  $t_R = t_F = 2.5ns$ ,  $C_L = 50pF$ ,  $R_L = 500\Omega$ 

			LIN	NITS	
SYMBOL	PARAMETER	WAVEFORM	T <sub>amb</sub> = -4 V <sub>CC</sub> = +3	UNIT	
			Min	Тур	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low nDx to nLE	3	1.0 1.0	0 0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low nDx to nLE	3	1.2 1.2	0.1 0.3	ns
t <sub>w</sub> (H)	nLE pulse width High	1	1.5		ns

### 74ALVT16841

#### DC ELECTRICAL CHARACTERISTICS (2.5V ±0.2V RANGE)

					LIMITS			
YMBOL PARAMETER		TEST CONDITIONS		Temp =	-40°C to	40°C to +85°C		
				MIN	TYP <sup>1</sup>	MAX	1	
VIK	Input clamp voltage	V <sub>CC</sub> = 2.3V; I <sub>IK</sub> = -18mA			-0.85	-1.2	V	
	L Patrick Lands and and the first	$V_{CC} = 2.3$ to 3.6V; $I_{OH} = -100\mu A$		V <sub>CC</sub> -0.2	V <sub>CC</sub>			
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.3V; I <sub>OH</sub> = -8mA		1.8	2.1		V	
		V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 100μA			0.07	0.2		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 24mA			0.3	0.5	V	
		V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 8mA				0.4	1	
V <sub>RST</sub>	Power-up output low voltage <sup>7</sup>	$V_{CC} = 2.7V$ ; $I_{O} = 1mA$ ; $V_{I} = V_{CC}$ or GND				0.55	V	
		$V_{CC} = 2.7V$ ; $V_I = V_{CC}$ or GND	Control pins		0.1	±1		
		$V_{CC} = 0 \text{ or } 2.7 \text{V}; \text{ V}_{\text{I}} = 5.5 \text{V}$			0.1	10	μΑ	
łı	Input leakage current	$V_{CC} = 2.7V; V_{I} = V_{CC}$	Data pipo4		0.1	1		
		$V_{CC} = 2.7 V; V_{I} = 0$	Data pins <sup>4</sup>		0.1 -5	-5		
I <sub>OFF</sub>	Off current	$V_{CC} = 0V$ ; $V_{I}$ or $V_{O} = 0$ to 4.5V			0.1	±100	μΑ	
IHOLD	Bus Hold current	V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 0.7V			90			
HOLD	Data inputs <sup>6</sup>	V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 1.7V			-10		μA	
$I_{\text{EX}}$	Current into an output in the High state when $V_O > V_{CC}$	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 2.3V			10	125	μA	
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GNE$ OE/OE = Don't care	) or V <sub>CC</sub> ;		1	±100	μA	
I <sub>OZH</sub>	3-State output High current	$V_{CC}$ = 2.7V; $V_{O}$ = 2.3V; $V_{I}$ = $V_{IL}$ or $V_{IH}$			0.5	5	μA	
I <sub>OZL</sub>	3-State output Low current	$V_{CC}$ = 2.7V; $V_{O}$ = 0.5V; $V_{I}$ = $V_{IL}$ or $V_{IH}$			0.5	-5	μA	
I <sub>CCH</sub>		$V_{CC}$ = 2.7V; Outputs High, $V_{I}$ = GND or	$V_{CC}$ = 2.7V; Outputs High, $V_I$ = GND or $V_{CC}$ , $I_O$ = 0		0.04	0.1		
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 2.7V; Outputs Low, $V_{I}$ = GND or V	/ <sub>CC,</sub> I <sub>O =</sub> 0		2.3	4.5	mA	
I <sub>CCZ</sub>	]	$V_{CC}$ = 2.7V; Outputs Disabled; $V_{I}$ = GNE	) or $V_{CC}$ , $I_{O} = 0^5$		0.04	0.1		
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 2.3V to 2.7V; One input at $V_{CC}$ -0 Other inputs at $V_{CC}$ or GND	6V,		0.04	0.4	mA	

NOTES:

All typical values are at V<sub>CC</sub> = 2.5V and T<sub>amb</sub> = 25°C.
This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 2.5V ± 0.2V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
Unused pins at V<sub>CC</sub> or GND.
I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.

6. Not guaranteed.

7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

### 74ALVT16841

# $\begin{array}{l} \textbf{AC CHARACTERISTICS (2.5V \pm 0.2V RANGE)} \\ \textbf{GND} = 0V; \ t_R = t_F = 2.5 \text{ns}; \ C_L = 50 \text{pF}; \ R_L = 500 \Omega; \ T_{amb} = -40^\circ \text{C} \ \text{to} \ +85^\circ \text{C}. \end{array}$

		WAVEFORM		UNIT		
SYMBOL	PARAMETER		T <sub>amb</sub> = -40 to +85°C V <sub>CC</sub> = +2.5V ±0.2V			
			MIN	TYP	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	2	0.5 0.5	1.8 2.1	3.0 3.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nLE to nQx	1	1.0 2.0	2.7 4.2	4.3 6.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	4 5	1.5 0.5	3.0 1.8	4.0 3.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low level	4 5	1.5 1.0	3.1 2.4	4.5 3.8	ns

NOTE:

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

#### AC SETUP REQUIREMENTS (2.5V ±0.2V RANGE)


GND = 0V,  $t_R = t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ 

			LIN	UNIT	
SYMBOL	PARAMETER	WAVEFORM	T <sub>amb</sub> = -40 to +85°C V <sub>CC</sub> = +2.5V ±0.2V		
			Min	Тур	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low nDx to nLE	3	0.5 1.5	0 0.2	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low nDx to nLE	3	1.8 2.0	0 0.8	ns
t <sub>w</sub> (H)	nLE pulse width High	1	1.5		ns


### 74ALVT16841

#### AC WAVEFORMS


 $\begin{array}{l} {\sf V}_{\sf M} = 1.5{\sf V} \mbox{ at } {\sf V}_{\sf CC} \geq 3.0{\sf V}; \mbox{ } {\sf V}_{\sf M} = {\sf V}_{\sf CC}/2 \mbox{ at } {\sf V}_{\sf CC} \leq 2.7{\sf V} \\ {\sf V}_{\sf X} = {\sf V}_{\sf OL} + 0.3{\sf V} \mbox{ at } {\sf V}_{\sf CC} \geq 3.0{\sf V}; \mbox{ } {\sf V}_{\sf X} = {\sf V}_{\sf OL} + 0.15{\sf V} \mbox{ at } {\sf V}_{\sf CC} \leq 2.7{\sf V} \\ {\sf V}_{\sf Y} = {\sf V}_{\sf OH} - 0.3{\sf V} \mbox{ at } {\sf V}_{\sf CC} \geq 3.0{\sf V}; \mbox{ } {\sf V}_{\sf Y} = {\sf V}_{\sf OH} - 0.15{\sf V} \mbox{ at } {\sf V}_{\sf CC} \leq 2.7{\sf V} \end{array}$ 




Waveform 1. Propagation Delay, Latch Enable Input to Output, and Enable Pulse Width




Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

### 74ALVT16841

#### TEST CIRCUIT AND WAVEFORM




### 74ALVT16841



	OUTLINE VERSION	REFERENCES					
		IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT371-1		MO-118AB				<del>-93-11-02</del> 95-02-04

### 74ALVT16841



### 74ALVT16841

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-03578

Let's make things better.



PHILIPS